



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/634,430	08/05/2003	Markus Brachmann	6-1-4-1	8305
7590 05/07/2004				
Docket Administrator (Room 3J-219)		EXAMINER		
Lucent Technologies Inc.		NGUYEN, JOHN B		
101 Crawfords Corner Road		ART UNIT		
Holmdel, NJ 07733-3030		2819		
		PAPER NUMBER		

DATE MAILED: 05/07/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Applicati n N .</b> 10/634,430	<b>Applicant(s)</b> BRACHMANN ET AL.	
	<b>Examiner</b> John B Nguyen	<b>Art Unit</b> 2819	

**-- The MAILING DATE f this communication appears n the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☐ Responsive to communication(s) filed on \_\_\_\_.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-6 is/are pending in the application.  
     4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,3,5 and 6 is/are rejected.
- 7) ☒ Claim(s) 2 and 4 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
     a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of Refer nces Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. ____. |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date ____. | 6) <input type="checkbox"/> Other: ____.  |

## DETAILED ACTION

### ***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 5 and 6 are rejected under 35 U.S.C. 102(b) as being anticipated by Krall (U.S Patent No. 5,621,299).

2. Regarding to claim 5, a power supply (Fig.1 and Fig. 7) comprising: a DC-to-DC converter (65) operable to supply a voltage signal (67) to a load (107); an analog to digital converter (A-to-D, 94) operable to convert the voltage signal (99, 101) at the load (107) into a digital signal (A-to-D, 94); a processor (Micro-processor 95 provides a digital correction signal from A-to-D, 94) adapted to derive a digital correction signal from the digital signal; a digital to analog convert (D-to-A, 97) operable to convert the digital correction signal into an analog correction signal (output from D-to-A, 97); and voltage regulation circuitry (Fig. 1, resistive divider network, 71 and 73) that, responsive to the analog correction signal (105), controls the voltage signal (91).

3. Regarding to claim 6, a method for controlling an output voltage (67) provided by a power supply (Fig.1 and Fig. 7) to a load (107), the method comprising: converting a voltage signal (67) supplied by the power supply to the load (107) into a digital signal (A-to-D, 94); deriving a digital correction signal (Micro-processor 95 provides a digital correction signal from A-to-D, 94) from the digital signal (output signal from A-to-D, 94); converting the digital correction signal into an analog correction signal (D-to-A, 97); and responsive to the analog correction signal (105), regulating the voltage signal (Fig. 1, resistive divider network 71 and 73) via a feedback control circuit (FB).

### ***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 1 and 3 are rejected under 35 U.S.C. 103(a) as being obvious over APPLICANT'S PRIOR ART in view of Krall (US. Patent No. 5,621,299).

Regarding to claim 1, Applicant's Prior Art disclose a power supply (Fig.1, 10) comprising: a DC-to-DC converter (65) including an output (Vout) for supplying a voltage to a load (17), a means for deriving a signal representative of the voltage supplied at the output (resistive divider network includes resistors 12 and 13 at node Vout); means for connecting the output (includes 14, 15 and 16) to the load (17);

6. Regarding to claim 3, the power supply according to claim 1, wherein the means for connecting (14, 15) and the means for combining (12, 13) comprise resistive elements.

Applicant's Prior Art fails to disclose a control circuit for controlling the voltage at the output in dependence upon the derived signal; means for deriving a digital representation of the voltage at the load; a processor for deriving a digital correction signal from the digital representation; means for converting the digital correction signal to an analog correction signal; and means for combining the analog correction signal with the derived signal.

However, Krall (Fig. 1 and Fig. 7) discloses a control circuit (91) for controlling the voltage at the output in dependence upon the derived signal; means for deriving a digital representation of the voltage at the load (convert signals 99 and 101 to digital signal, A-to-D 94); a processor for deriving a digital correction signal (Micro-processor 95 provides a digital correction signal from A-to-D 94) from the digital representation; means for converting the digital correction signal to an analog correction signal (D-to-A, 97); and means for combining the analog correction signal (105) with the derived signal (from Applicant's prior art, resistive divider network includes resistors 12 and 13).

Therefore, It would have been obvious to one having ordinary skill in the

Art Unit: 2819

art at the time the invention was made to combine a power supply of Applicant's Prior Art to a power supply of Krall for the purpose to correct and regulate the accuracy of the voltage applied or fed to the load.


***Allowable Subject Matter***

7. Claims 2 and 4 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

***Conclusion***

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. (See enclosed Form PTO-892).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John B Nguyen whose telephone number (571) 272-1808. The examiner can normally be reached on 8AM-4:30 PM M-F.



John B. Nguyen  
May 01, 2004